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Abstract- A CMOS o p a m p input and gain stage suitable
for low voltage operation are introduced. The input stage
operates in strong inversion and has common-mode range
beyond rail-to-rail. It uses two complementary differential
pairs connected in parallel. The common-mode dependent
current biasing employs only four transistors, does not require additional voltage references, current switches and/or
current mirrors and does not increase the minimum required
supply voltage. The variation of the net transconductance
is approximately 15% over the entire common-mode range.
The gain-stage has constant output resistance. In addition
it reduces the variation of the net transconductance due to
variations in p,, / p p ratio.
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I. INTRODUCTION

A widely used technique for obtaining a rail-to-rail input Figure 1: (a) simple rail-to-rail input stage; (b) Conceptual.
range, when designing low-voltage op-amps, is to connect schematic of constant-g,,, rail-to-rail input stage.
two complementary differential pairs in parallel as shown in
Fig. l(a). In this way one guarantees that for any commonmode input voltage at least one of the differential pairs and, more general:
will operate properly. This simple topology is rarely used,
however, because its net transconductance gmT varies by a
factor of two over the common-mode input range. In midThe main differences between various rail-to-rail input
supply range, where both pairs operate, the net transconstage topologies reported in the literature is the employed
ductance is given by:
biasing scheme. Those scheimes targeting the MOS-strong
SmT = gm, + gm,
(1) inversion case can loosely be classified as either exact or
approximate. All schemes realizing equations (3) or (4)
However, when the input common-mode voltage approaches [l],[2], [3] are considered exact, because under ideal condithe positive (negative) rail gmT reduces to gm,(gm,) re- tions (perfect matching and no second order effects) they
spectively. This variation does not allow optimal frequency result in a constant net tra.nsconductance. The approxicompensation of multi-stage op-amps and also increases mate schemes are based on the assumption that the tail
their distortion.
currents I,, Ip take either their nominal value or are comSince the individual differential-pair transconductances , pletely turned off. Those schemes are usually implemented
gm, and gm, are well-defined functions of the of the tail by use of a simple 1 : 3 current mirrors [3], [4]and can
currents I, and I p , respectively, a general method for ob- reduce the g,,-variation
to within 15%. Unfortunately,
taining common-mode-independeni net transconductance most of the reported strong inversion biasing circuits have
is to employ common-mode- dependent current biasing. In high complexity.
other words, we balance the reduction in gm,(gm,) (caused
In Section I1 we present a simple approximate scheme
when E,,
approaches K a ( v d d ) ) which requires only h u r additional transistors and has a
by the reduction of In(&)
by increasing Ip(In)(e.g. Fig. l(b)).
gmT variation of approximately 15%. In Section 111 a gain
In the case of an input stage using BJT's or MOS tran- stage which has constant output resistance is introduced.
sistors in weak inversion the requirement that gmT be in- Also, it reduces the variations of the effective net transcondependent of EnCMtranslates into the following, simple to ductance caused by variations in the mobility ratio p n / p p .
implement, current-biasing requirement:
11. THEPROP0SI:D RAtL-TO-RAIL INPUTSTAGE
I,, + Ip = const.
(2)
The input stage, shown in Fig. 2(a), is topologically iden-

If MOS transistors in strong inversion are to be used in such
a rail-to-rail input stage the current biasing requirement is:
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tical to that reported in [5'1. However, the aspect ratios
of the four additional transistors in the Fig. 2(a) circuit
is three times that of the corresponding differential-pair
transistors. The nominal value of the tail currents Is, and
957

is 410 and must be selected sufficiently large to ensure
strong-inversion operation. The aspect ratios of the n and
pchannel transitory are selected such that ,Bn = ,Bp = ,B.
Under this conditions the Fig. 2(a) circuit guarantees railto-rail operation with a 15% variation in gmr . To show this
let us first consider the operation of the M5 - Ms quartet.
As discussed in [5] if a CMOS current source (M5 - M6)
is connected in series with a current sink (M7 - Ma), the
pair which must carry the higher current is forced into the
triode region and thus the smaller of the two currents is
conducted. For our case:

to
gain stage

-

Hence, the current I, and the currents Ip = Isp I,
(1% = Is,, I,) conducted by the differential-pair transistors M1,2(M3,4) of the Fig. 2(a) stage are,
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Thus for the above three regions of operation, where the
tail currents Is,, I s , have their nominal (410) value or have
zero value, the totai transconductance (see equation (1))is
the same and given by:
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Pn = P p = p
(6) 7
150‘.......
For the transition regions, where 0 < IS,,, < 410, gmT B
9mT

when

I

is not constant and slightly higher than the above value.

The maximum gmT deviation can be calculated and is approximately 15%.
The Fig. 2(a) rail-to-rail input stage was simulated using
HSPICE and BSIM2 (level 13) models for MOSIS 2-micron
ORBIT Analog Process. The size of the transistors and the
value of the constant bias current 410 were as indicated on
the schematic. Fig. 2(b) shows the variation of I,, and Ip
bias currents as the ZncMis swept from Vss to Vdd. The
three regions (near-Vss, mid-supply and near-vdd) where
I,, and Ip must remain constant are evident. The non-zero
slope of those regions is due to the finite output resistance
of the used transistors. In Fig. 2(c) the simulated individual (gm,, gm,) and net transconductance (gmT)are plotted
V.S. the input common-mode voltage. As expected, there
are two “bumps” in the gmT plot corresponding to the two
transition regions. The small “glitch” present within each
”bump” can not be predicted if the simple square-law relation is used to model the voltage-current behavior of the
MOS transistor. Since “glitches” occur when one of the
bias currents ( I , or I p ) has relatively low value, they are
958
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Figure 2: Proposed Rail-to-Rail Input Stage: (a)
Schematic; (b) Bias Currents V.S.
(c) Individual
and Net Transconductance V.S.
most likely due to one of the differential pairs entering moderate and then weak inversion region of operation.
Because of finite r0 effects, I,, and Ip are slightly larger
than 20pA in the mid-supply region. For this reason the
net transconductance in this region is slightly higher than
that in the near-rail regions. As is the case with many
other rail-to-rail input stages, the one presented in this
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Figure 3: Net transconductance V.S.
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paper relies on matching the transconductance parameter
(p) of the used n-channel transistors to that of the used
p-channel transistors. If the ratio between the mobility of
the n-channel transistors and the mobility of the p-channel
transistors pn/pp is exactly known then P n can be made
very close to pp by simply sizing the transistors whose p's
are to be matched in accordance with: Wn = W p 2 for
L, = Lp. Unfortunately, for a given process from one run
to another the ratio of the mobilities could vary as much
as 30% from its nominal value [l] used to determine "the
best" n-channel and p-channel aspect ratios. To illustrate
the effect this variation would have on the net transconductance of the proposed input stage two additional simulations were performed. The width of the n-channel devices was changed to 48p and 36p - that is, a change of
+15% and -15% from its nominal 42p width. Since pequality is achieved for
=
transistor having W,
equal to 48p(36p) would be equivalent to transistor having
W = 42(the nominal value) and p increased (decreased)
by 15%. Fig. 3 shows the results from the simulations.

Figure 4: Single-sta.ge unbuffered opamp.
The output resistance of the Fig. 5 current mirror, given
by:
rout, = (1+ gmlz R)ro12
(7)
would be constant if both the transconductance and the
output resistance (g,,
and rolz)of
transistor are constant. The latter is guaranteed when the current conducted
by
( I M ~is~constant.
)
The KVL equation written for
the Fig. 5 MOS-R cu.:rent mirror:

(

+ +

R :lP It,)

6;

= h! ( : I ~

+ &) + J&.

(8)

where ,8 = p11 = 8 2 , shows that indeed:
Ijdla

= J r b = const.

(9)

Second, due to the finite! gmll,,, and R only a portion
of the differential input current will be transferred to the
output (see the equivalent circuit shown in Fig. 5(b)):

sy

This property seems undesirable because it reduces the effective transconductance g&,Tof this single-stage op-amp

(e.g. Fig. 6). More importantly, if the factors l+gms,lo
9m9.10RR
111. THEGAINSTAGE
g m l l ~ l Z R are not equ.al, gkT will not be constant
Fig. 4 shows single-stage unbuffered op-amp which uses and l+gm11,12R
the input stage described in the previous section. The gain
stage consists of two MOS-R current mirrors and a floatI
ing current source. Here, as in many other reported in the
literature rail-to-rail topologies, in addition to providing
voltage gain the gain stage is used to sum the small signal
(differential) currents generated by the two input-stage differential pairs. However, there are some unique properties
possessed by this gain stage. First, its output resistance and thus the op-amp's gain -is independent of the level of
the injected by the input stage common-mode currents (I,,
I p ) . As a result the distortion caused by common-mode
dependent gain is kept a t its minimum. To show that the
output resistance is constant it is sufficient to show that Figure 5: (a) n-channel R-RIOS current mirror; (b) small
the output resistance of each current mirror is constant. differential signal equivalent of (a).
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Figure 7: Effective net transconductance V.S.
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Figure 6: Simplified equivalent circuits of Fig. 4 singlestage op-amp.
over the common-mode input range. Achieving equality
of the above current gain expressions can be accomplished
be making g,,
= gml,,12 =.,g This is done as in the
input stage by sizing Mg, M10 and M11, M12 so their P ’ s
are identical.
The advantage of this gain stage over others becomes obvious only when the variations in gmT and g i , due to differences between the actual ratio of the mobilities and the
one used to carry out the design are compared. The smaller
the product gmR the lower the gL,-variation. However,
this product should not be made lower than unity in order to retain a sufficiently large overall op-amp gain. As
can be seen from the plots shown in Fig. 7, the change of
,un effects the transconductance of both the near-V,, and
near-Vdd range in same direction which results in lower relative variation within each curve. This can be explained
with the fact that now each individual g&* and gkp is determined by the transconductances of both n-channel and
p-channel transistors.
If higher output resistance is desired the simple Mg,Mlo
and M11,Ml~current mirrors can be replaced by highswing cascoded current mirrors without altering the properties of the gain stage.
IV. CONCLUSIONS
A simple rail-to-rail input stage operating in strong inversion w a s presented. Its net transconductance variation is
approximately 15% over the entire common-mode range.
A new gain stage was introduced. It was shown that the
transconductance variation in this gain stage caused by
imperfect /?-matching is reduced as compared to previous
techniques.
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